Semiconductor
RTL Coding
SystemVerilog)
ASIC
Migration legacy test bench to new methodology (Specman
SW
HDL
scripting lang.
Verification methodology consulting
FPGA & SoC Design and Implementation
Hardware
Building state of the art test benches using HVL